CPU Physical Design Timing Engineer
Qualcomm · Santa Clara, California, United States
This posting has closed — it was open for 37 days. The employer's page may say more.
Open roles like it
- GPU Formal Verification Engineer
- Circuit Design Engineer - Library/Process Monitor
- Physical Design Methodology CAD Engineer
- Senior SRAM Engineer, Circuit Design
- Senior Physical Design Methodology Engineer, PPA Improvement Technology Scaling
- Senior Electrical Engineer, Power Electronics
- Senior Electrical Engineer, High Speed Hardware Design
- Senior ASIC Verification Engineer - GPU
- Deep Learning Performance Architect - New College Grad 2027
- Formal Verification Engineer - New College Grad 2027